

# DIGITALS

## NOTES

# Digitals

SUN.

17/08/08

## Number Systems:

	<u>Base/Radix</u>	<u>Numbers</u>
1. Decimal	10	0, 1, ... 9
2. Binary	2	0, 1
3. Octal	8	0, 1, ... 7
4. Hexadecimal	16	0, 1, ... 9, A, B, C, D, E, F.

Each Hexa digit  $\rightarrow$  4 bits,

$$3f_{16} \rightarrow 0011\ 1111_2$$

Each octal digit  $\rightarrow$  3 bits

$$316_8 \rightarrow 011\ 001\ 110_2$$

Q.  $110010_2 = x_{16}$

$$\begin{array}{c} \leftarrow \\ 0011\ 0010 \\ \hline 3\ \ \ 2 \\ \hline \end{array} = 32_{16}$$

Q.  $11011.01_2 = x_{16}$

$$\begin{array}{c} \leftarrow \quad \rightarrow \\ 0001\ 1011\ .\ 0100 \\ \hline 1\ \ \ B\ \ .\ 4 \\ \hline \end{array}_{16}$$

Q.  $6728_{10} = x_2$

$$6728_{10} \rightarrow 6728_{16} \rightarrow x_2$$

$$\Rightarrow \begin{array}{r|l} 16 & 6728 \\ 16 & \underline{420} - 8 \\ 16 & \underline{26} - 4 \\ & \underline{1} - 10(A) \end{array}$$

$$1A48_{16}$$

$$= 0001\ 1010\ 0100\ 1000_2$$

Q. Determine the possible bases of the following relations.

(1).  $\sqrt{41} = 5$

max. digit is 5



so min value of base is 6, so base  $\geq 6$

Let base = b.

$$\sqrt{4 \times b^1 + 1 \times b^0} = 5 \times b^0_{10}$$

$$\Rightarrow \sqrt{4b+1} = 5$$



$$\Rightarrow 4b+1 = 25$$

$$\Rightarrow b = 6.$$

Q.  $\frac{302}{20} = 12.1$  ,

Let base = b.

$$\Rightarrow \frac{3b^2 + 2}{2b} = b + 2 + \frac{1}{b}$$

Base  $\geq 4$  b'coz max digit is 3.

$$\Rightarrow \frac{3b^2 + 2}{2b} = \frac{b^2 + 2b + 1}{b}$$

$$\Rightarrow b = 4.$$

Q.  $\frac{44}{4} = 11$

Let base = b. Observed base  $\geq 5$ , b'coz maximum value of digit = 4.

$$\frac{4b+4}{4} = b+1 \Rightarrow b+1 = b+1$$

The above relation is valid in all the no. systems with base  $\geq 5$ .

Q. In a positional weight system x & y are two successive digits and  $xy = 25_{10}$  &  $yx = 31_{10}$ . Determine the values of base x & y.

Here  $b = ?$ ,  $x = ?$  &  $y = ?$

$$\text{and } y = x + 1.$$

$$(x)(x+1) = 25_{10} \quad ((x+1)b + x) = 31_{10} \quad (1)$$

$$\Rightarrow [x \times b + (x+1) = 25]_{10} \Rightarrow x(b+1) + b = 31 \rightarrow (2)$$

$$\Rightarrow x(b+1) + 1 = 25 \rightarrow (1)$$

$$(1) - (2) \Rightarrow b = 7. \text{ Then from (1) } \Rightarrow x = 3, y = 4.$$

### Complementary Number Representation :-

Base = 2

⇒ (2-1)'s Complement

⇒ 2's complement

Decimal system (2=10)

9's complement of  $168_{10} \Rightarrow$

$$\begin{array}{r} 999 \\ - 168 \\ \hline 831_{10} \end{array}$$

10's complement of  $168_{10} \Rightarrow$  9's comp + 1

$$\begin{array}{r} 999 \\ - 168 \\ \hline 831 + 1 = 832_{10} \end{array}$$

Q.  $862_{10} - 491_{10} = 862_{10} + (-491_{10})$


$$\begin{array}{r} 862 \\ - 491 \\ \hline ? \end{array}$$

(i).  $862 + (9\text{'s of } 491)$

$$\begin{array}{r} 862 \\ + 508 \\ \hline 1370 \\ \text{+1} \rightarrow \text{EOC} \\ \hline 371 \end{array}$$

(ii).  $862 + (10\text{'s of } 491)$


$$\begin{array}{r} 862 \\ + 509 \\ \hline 1371 \end{array}$$



Q.  $491_{10} - 862_{10} = 491 + (-862)$

$$\begin{array}{r} 491 \\ - 862 \\ \hline ? \\ - 371_{10} \end{array}$$

$$\begin{array}{r} 491 \\ + 138 \leftarrow 10\text{'s} \\ \hline 629 \\ \downarrow 10\text{'s} \\ - 371 \end{array}$$



Digital System (2=2)

1's complement of 1011  $\Rightarrow$  0100<sub>2</sub>

2's complement of 1011  $\Rightarrow$  1's of 1011 + 1

$\Rightarrow$  0100 + 1 = 0101

Q.  $x = 1000111\underline{000}$  ←  
 2's complement of  $x = 011100\underline{1000}$

Q.  $x = 1011$   
 2's of  $x = 0101$

Q.  $11010_2 - 01110_2 = +(-01110)$

(i).  $11010 + (1's \text{ of } 01110) = 11010 + 10001$

(ii).  $11010 + (2's \text{ of } 01110)$   
 $\begin{array}{r} \text{EOC } \textcircled{1} \ 01011 \\ \quad \quad \quad \rightarrow +1 \\ \hline 01100 \end{array}$

$\begin{array}{r} 11010 \\ + 10010 \\ \hline \text{EOC ignore } \textcircled{1} \ 01100 \end{array}$

Q.  $01110_2 - 11010_2 = +(2's \text{ of } 11010)$

$\begin{array}{r} 01110 \\ + 00110 \\ \hline \end{array}$

$\begin{array}{r} \text{NO EOC} \rightarrow \square \ 10100 \\ \quad \quad \quad \downarrow 2's \\ \hline 01100 \end{array}$

$2^4 = 16$   
 $16 - 2 = 14$

$16 - 1 = 15$

1's comp                      2's comp

$+0 = 0000$                        $+0 = 0000$

$-0 = 1's \text{ comp of } +0$                $-0 = 2's \text{ comp. of } +0$

$= 1's \text{ of } 0000$                        $= 0000$

$= 1111$  ← (Disadv. of 1's complement)

\* Range of numbers represented using 'n' bits

Go represent (16) numbers  
1's comp. form  $\Rightarrow + (2^{n-1} - 1)$  to  $- (2^{n-1} - 1)$

Let  $n=4 \Rightarrow +7$  to  $-7 \rightarrow (14)$

2's comp. form  $\Rightarrow + (2^{n-1} - 1)$  to  $-2^{n-1}$

Let  $n=4 \Rightarrow +7$  to  $-8 \rightarrow (15)$

Q. How many bits are required to represent  $-64_{10}$  in a). 1's comp. form b). 2's form

1's form  $\Rightarrow + (2^{n-1} - 1)$  to  $- (2^{n-1} - 1)$

Let  $n=7 \Rightarrow +63$  to  $-63$

✓  $n=8 \Rightarrow +127$  to  $-127$

2's form  $\Rightarrow + (2^{n-1} - 1)$  to  $-2^{n-1}$

✓ Let  $n=7 \Rightarrow +63$  to  $-64$

Q. 10's comp for  $(731)_{10}$


$$\begin{array}{r} A A A \\ 7 3 1 \\ (-) \hline 3 7 9 \end{array}$$

Q. 9's comp of  $(731)_{10}$


$$\begin{array}{r} 999 \\ (-) 731 \\ \hline 268 \end{array}$$

### Binary Numbers :

(a). Unsigned Numbers  $\rightarrow$



(b). Signed Numbers  $\downarrow$  represented by



(i). sign magnitude

(ii). 1's comp form

(iii). 2's comp form

0  $\Rightarrow$  +ve

1  $\Rightarrow$  -ve

These three representations are same for unsigned (+ve) numbers.

(i). sign magnitude  $\Rightarrow +3 = 011$   
 $-3 = 111$

(ii). 1's comp. form  $\Rightarrow +3 = 011$   
 $-3 = 1's \text{ comp of } +3$   
 $= 100$

(iii). 2's comp. form  $\Rightarrow +3 = 011$   
 $-3 = 2's \text{ comp of } +3$   
 $= 101$

Q. Decimal equivalent of 2's number 101 is -?  
 $\downarrow$  2's  
 $\downarrow$  011  
 $= -3_{10}$

Q. Decimal equivalent of sign mag. no. 111 is -?  
 $-3_{10}$

Q. Represent  $+53_{10}$  &  $-53_{10}$  in all the 3 forms of signed no. representation.

$53_{10} \rightarrow$

2		53		
2		26	-1	$= 110101_2$
2		13	-0	
2		6	-1	$+53 = 0110101$
2		3	-0	
		1	-1	

Sign mag. form  $0110101$   
 1's form  $0110101$   
 2's form  $0110101$

$+53_{10}$

$-53_{10}$  Sign mag. form  $1110101$   
 1's form  $-53 = 1's \text{ of } +53 = 1001010$   
 2's form  $-53 = 2's \text{ of } +53 = 1001011$

Q. What are the decimal equivalents of the following signed no.s in all the 3 forms.

	Sign mag. form	1's form	2's form
01101	$+13_{10}$	$+13_{10}$	$+13_{10}$
101010	$\frac{101010}{-10_{10}}$	$\frac{101010}{\downarrow 1's}$ $-010101$ $= -21_{10}$	$\frac{101010}{\downarrow 2's}$ $-010110$ $= -22_{10}$
111111	$\frac{111111}{-31_{10}}$	$\frac{111111}{\downarrow 1's}$ $-0$	$\frac{111111}{\downarrow 2's}$ $-1$

Q. Decimal equivalent of 2's no. 1000 is - ?

$$\frac{1000}{\downarrow 2's}$$

$$-1000$$

$$= -8_{10}$$

Q. Decimal equivalent of 2's no. 10000 is - ?

$$\frac{10000}{\downarrow 2's}$$

$$-10000$$

$$= -16_{10}$$

Q. What is the equivalent 2's comp representation of a 2's comp. no. 1101 is - ?

- (a). 001101 (b). 011101 (c). 101101 (d). 111101

$$+6 = 0110$$

$$-6 = 2's \text{ of } +6 = 2's \text{ of } 0110$$

$$= 1010$$

$$= 2's \text{ of } 00110 = 11010$$

$$= 2's \text{ of } 000110 = 111010$$



Q. A Register contains a 2's comp. no. 10110  
 what is the content of the register if  
 it is divided by 2.


decimal equi. of 10110 = -01010

$$= -\frac{10_{10}}{2} = -5$$

-5 = 2's of +5

= 2's of 00101 = 11011


(or).



Binary codes:-

- a). Alpha numeric
  - ASCII code [7bits,  $2^7 = 128$  Alpha numerals]
  - EBCDIC [8bits,  $2^8 = 256$  Alpha numerals]

b). Numeric — <sup>(a)</sup>BCD → each decimal digit → 4bits



Excess-3 : self complementary code, sequential code.  
 8421 : sequential code.

Dec. digit	Natural BCD	self comple			Gray
	8421	Excess-3	2421	631-1	
0	0000	0011	0000	0000	0000
1	0001	0100	0001	0010	0001
2	0010	0101	0010	0101	0011
3	0011	0110	0011	0100	0010
4	0100	0111	0100	0110	0100
5	0101	1000	1011	1001	0101
6	0110	1001	1100	1011	0100
7	0111	1010	1101	1010	0100
8	1000	1011	1110	1101	1100
9	1001	1100	1111	1111	1101

743<sub>10</sub> in (1). BCD → 0111 0100 0011<sub>BCD</sub>

(2). 3321 → 1101 0101 0011<sub>3321</sub>

$\begin{matrix} 3 \\ \downarrow \\ 1000 \\ 0100 \\ 0011 \\ (3321) \end{matrix}$  } self complementary  
 $\rightarrow 2 = 0010$   
 Now  $7 \Rightarrow \text{comp. of } 0010 = 1101$

(3). Binary, →  $2^n \geq 743, n = 10$

$$\begin{array}{r} 16 \overline{) 743} \\ 46 \text{ ---} \\ 2 \end{array}$$
 14 (E)

$2E7_{16} = 0010 1110 0111_2$

Gray code: (reflective code, unit distance code)

1-bit: 0, 1  
 2-bit: 00, 01  
 3-bit: 000, 001, 010, 011, 100, 101, 110, 111

$0 \oplus 0 = 0$   
 $0 \oplus 1 = 1$   
 $1 \oplus 0 = 1$   
 $1 \oplus 1 = 0$   
 Modulo-2 Addition (Exclusive OR)

Binary: 10110  
 Gray: 11101  
 Binary: 10110

differ by 1-bit  
 permits: 20A  

$$\begin{array}{r} 2F1 \\ + 28 \\ \hline 0001 \end{array}$$

BCD Addition :-

$$\begin{array}{r} 6_{10} = 0110_{BCD} \\ + 2_{10} = 0010_{BCD} \\ \hline 1000_{BCD} \\ \downarrow 8_{10} \end{array}$$

$$\begin{array}{r} 8_{10} = 1000_{BCD} \\ + 6_{10} = 0110_{BCD} \\ \hline 1110 \rightarrow \text{not a valid BCD.} \\ + 0110 \\ \hline 0001 \quad 0100_{BCD} \end{array}$$

$$\begin{array}{r} + 9_{10} = 1001_{BCD} \\ + 8_{10} = 1000_{BCD} \\ \hline 10001 \\ + 0110 \\ \hline 10111_{BCD} \\ \leftarrow 17_{10} \end{array}$$

Decimal Binary/Hexa

0	0
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	A
11	B
12	C
13	D
14	E
15	F
16	10

8+2=10  
10 (diff=6)  
16

Q. In the following BCD additions how many BCD corrections are required.

$$\begin{array}{r} 49_{10} = 01001001 \\ + 57_{10} = 01010111 \\ \hline 10100000 \\ + 01100110 \\ \hline 10000110 \\ \leftarrow 106_{10} \end{array}$$

Ans: 2 times

$$\begin{array}{r} 176_{10} \\ + 824_{10} \end{array}$$

Ans: 3 times

$$\begin{array}{r} 176 \\ 824 \\ \hline 1000 \end{array}$$

$$\begin{array}{r} 000101110110 \\ 100000100100 \\ \hline 100110011010 \\ \quad 0110 \\ \hline 100110100000 \\ \quad 0110 \\ \hline 101000000000 \\ \quad 0110 \\ \hline 100000000000 \end{array}$$

\* SUNDAY. 31. Aug. 2008 \*

## Boolean Algebra:

### AND Law

$$A \cdot 0 = 0$$

$$A \cdot 1 = A$$

$$\text{Identity Element } A \cdot A = A$$

$$A \cdot \bar{A} = 0$$

### OR Law

$$A + 0 = A$$

$$A + 1 = 1$$

$$A + A = A$$

$$A + \bar{A} = 1$$

Identity element.

(1). Commutative Law:

$$A + B = B + A$$

$$A \cdot B = B \cdot A$$


\* AND, OR operations are commutative & Associative

(2). Associative Law:

$$(A + B) + C = A + (B + C)$$

$$(A \cdot B) \cdot C = A \cdot (B \cdot C)$$

Q find the commutative & Associative operations of NAND.



$$(a) \cdot \overline{A \cdot B} = \overline{B \cdot A}$$

$$(b) \cdot (\overline{A \cdot B}) \text{ NAND } C = \overline{\overline{A \cdot B} \cdot C}$$

$$A \text{ NAND } (B \text{ NAND } C) = A \text{ NAND } (\overline{B \cdot C})$$

$$\Rightarrow \overline{\overline{A \cdot B} \cdot C} \neq \overline{A \cdot \overline{B \cdot C}}$$

$$= \overline{A \cdot \overline{B \cdot C}}$$

\* NAND operation is commutative but not associative.

(3). Distribution law:

$$A \cdot (B + C) = AB + AC$$

$$A + (BC) = (A + B)(A + C)$$

$$(i) \cdot A + \bar{A}B = (A + \bar{A})(A + B) \\ = (A + B)$$

$$(ii). \quad \bar{A} + AB = (\bar{A} + A)(\bar{A} + B) \\ = (\bar{A} + B)$$

(4). Consensus Law:

$$AB + \bar{A}C + BC = AB + \bar{A}C$$

Eg:  $yx + \bar{y}z + pxz = yx + \bar{y}z$

proof:  $AB + \bar{A}C + BC(A + \bar{A})$

$$= AB + \bar{A}C + ABC + \bar{A}BC$$

$$= AB(1 + C) + \bar{A}C(1 + B)$$

$$= AB + \bar{A}C$$

$$(A + B) \cdot (\bar{A} + C) \cdot (B + C) = (A + B) \cdot (\bar{A} + C)$$

(5). Transposition Law:

$$AB + \bar{A}C = (A + C)(\bar{A} + B)$$

Eg:  $xy + \bar{y}z = (x + \bar{y})(y + z)$

RHS:  $(x + \bar{y})(y + z) = xy + z\bar{y} + xz$

$$= xy + \bar{y}z$$

$$(A + B) \cdot (\bar{A} + C) = AC + \bar{A} \cdot B$$

(6). De Morgan's Law:

$$\overline{A + B + C + \dots} = \bar{A} \cdot \bar{B} \cdot \bar{C} \cdot \dots$$

$$\overline{A \cdot B \cdot C \cdot \dots} = \bar{A} + \bar{B} + \bar{C} + \dots$$

Additional Laws:

(1).  $x \cdot f(x, \bar{x}, w, y, \dots, z)$

$$= x \cdot f(1, 0, w, y, \dots, z)$$

$$x + f(x, \bar{x}, w, y, \dots z) \\ = x + \underline{f(0, 1, w, y, \dots z)}$$

(7). Duality:

All the Boolean expressions resulting from interchanging of operators and identity elements are valid.

Eg:  $A \cdot 1 = A$

$$\Rightarrow A + 0 = A$$

Adv: To find out complement of a function  $f$ .

Step 1: find dual of  $f$  i.e.  $f_D$ .

Step 2: Complement of all vars  $\rightarrow \bar{f}$ .

Eg:  $A + B + C \cdot D$

$$\bar{f} = \overline{A + B + C \cdot D}$$

$$f_D = A \cdot B \cdot (C + D)$$

$$= \bar{A} \cdot \bar{B} \cdot (\bar{C} + \bar{D})$$

$$\bar{f} = \bar{A} \cdot \bar{B} \cdot (\bar{C} + \bar{D})$$

$$= \bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{A} \cdot \bar{B} \cdot \bar{D}$$

$$= \bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{A} \cdot \bar{B} \cdot \bar{D}$$

Q. Simplify following Boolean functions.

(1).  $f = AB + \bar{A}C + \bar{C}D + \bar{B}C$

$$= AB + C(\bar{A} + B) + \bar{C}D$$

$$= \underbrace{AB}_x + \underbrace{\bar{A}BC}_{\bar{x}} + \bar{C}D$$

$$= AB + (C + \bar{C}D)$$

$$= AB + C + D$$


(2).  $f = AB\bar{C} + A\bar{B}C + \bar{A}BC + ABC$

$$= AB\bar{C} + A\bar{B}C + \bar{A}BC + ABC + ABC + ABC$$

$$= AB(\bar{C} + C) + BC(\bar{A} + A) + AC(\bar{B} + B)$$

$$= AB + BC + AC$$





Here NAND's are replaced by NOR's  
then we get Ex-NOR gate:

$$\begin{aligned} & \overline{\overline{A + \overline{A+B}} + \overline{B + \overline{A+B}}} \\ &= (A + \overline{A+B}) (B + \overline{A+B}) \\ &= (A + \overline{A} \cdot \overline{B}) (B + \overline{A} \cdot \overline{B}) \\ &= (A + \overline{B}) (B + \overline{A}) \\ &= \overline{AB} + \overline{\overline{A} \cdot \overline{B}} = \overline{A \odot B} \end{aligned}$$

**Operator precedence:**

- (1). paranthesis ( )
- (2). NOT  $\neg$
- (3). AND  $\cdot$
- (4). OR  $+$

Literal = variable (or) complement of a var.

Implement x-NOR using min. no. of NOR's.



**minterms & maxterms :**

Let  $f(A, B, C)$ .

containing all variables

minterms

maxterms

$\bar{A} \cdot \bar{B} \cdot \bar{C}$	$A + B + \bar{C}$
$\bar{A} \cdot \bar{B} \cdot C$	$A + \bar{B} + C$
$\bar{A} \cdot B \cdot \bar{C}$	$A + B + \bar{C}$
$\vdots$	$\vdots$
$A B \cdot \bar{C}$	$A + B + \bar{C}$
$A B C$	$A + B + C$

\* for 'n' var. function  $\rightarrow 2^n$  minterms  
 $2^n$  maxterms

\* Sum of all minterms = 1.  $\sum_{i=0}^{2^n-1} m_i = 1$

\* product of all maxterms = 0.  $\prod_{i=0}^{2^n-1} M_i = 0$

\* product of any two minterms = 0.

$$m_i \cdot m_j = 0, \text{ if } i \neq j$$

$$= m_i, \text{ if } i = j$$

\* Sum of any two maxterms = 1.

$$M_i + M_j = 1, \text{ if } i \neq j$$

$$= M_i, \text{ if } i = j$$

Let  $f(x, y)$

			$1 = \text{var}$ $0 = \overline{\text{var}}$		$1 = \overline{\text{var}}$ $0 = \text{var}$
x	y	minterm		max term	
0	0	$\bar{x} \cdot \bar{y}$ $m_0$		$x + y$ $M_0$	
0	1	$\bar{x} \cdot y$ $m_1$		$x + \bar{y}$ $M_1$	
1	0	$x \cdot \bar{y}$ $m_2$		$\bar{x} + y$ $M_2$	
1	1	$x y$ $m_3$		$\bar{x} + \bar{y}$ $M_3$	

$\Rightarrow$  complement of min-term = max-term  
and vice-versa.

$$M_j = \bar{m}_j$$

Q. If  $f(A, B, C, D, E)$ . what is  $m_{23} = ?$

$$m_{19} = ? \quad M_{28} = ? \quad , \quad M_{23} = ?$$

$$23 \rightarrow 10111$$

$$19 \rightarrow 10011$$

$$m_{23} = A \cdot \bar{B} \cdot C \cdot D \cdot E$$

$$m_{19} \rightarrow A \cdot \bar{B} \cdot \bar{C} \cdot D \cdot E$$

$$28 \rightarrow 11100$$

$$23 \rightarrow 10111$$

$$M_{28} \rightarrow \bar{A} + \bar{B} + \bar{C} + D + E$$

$$M_{23} = \bar{A} + B + \bar{C} + \bar{D} + \bar{E}$$

$$M_{23} = \bar{m}_{23} = \overline{A \cdot \bar{B} \cdot C \cdot D \cdot E}$$

$$= \bar{A} + B + \bar{C} + \bar{D} + \bar{E}$$

Q.  $A \oplus A \oplus A \dots \oplus A = ?$

$A \oplus A \oplus A \oplus A$ , if even no. of A's.

$$= 0 \oplus 0 = 0$$

$A \oplus A \oplus A$

, if odd no. of A's.

$$= 0 \oplus A = A$$

\* 30/01/11 TAG \*

\*  $\therefore A \oplus A \oplus A \dots \oplus A = 0$ , if no. of terms = even  
= A, if " = odd

\*  $\bar{A} \oplus \bar{A} \oplus \bar{A} \oplus \dots \oplus \bar{A} = 0$ , if no. of terms = Even  
=  $\bar{A}$ , " = odd

Q. How many Boolean fun's are possible, using 'n'-var's

Using n-var's  $\rightarrow 2^n$  min terms

x min terms can be arranged in  $2^x$  ways.

ie  $2^{2^n}$  boolean functions are possible.  
 for 2 var.  $\rightarrow 2^{2^2} = 16$  functions.

$f(x, y)$ .

	x	y	$f_1$	$f_2$	$f_3$	...	$f_{16}$
$m_0$	0	0	0	0	0		1
$m_1$	0	1	0	0	0		1
$m_2$	1	0	0	0	1		1
$m_3$	1	1	0	1	0		1

$\emptyset$  AND (Inhibition)  $\bar{x}\bar{y} = x\bar{y}$  1

**Algebraic forms of Boolean functions:**

- ①. Standard form  $\left\{ \begin{array}{l} \text{stand SOP form} \\ \text{stand. POS form} \end{array} \right.$
- ②. Canonical form  $\left\{ \begin{array}{l} \text{cano. SOP form (or) Sum of minterms} \\ \text{cano. POS form (or) product of maxterms} \end{array} \right.$

$f_1(A, B, C) = (A+B+\bar{C})(\bar{A}+\bar{B}+\bar{C}) \rightarrow$  cano. POS

$f_2(A, B, C) = \bar{A}\bar{B}\bar{C} + \bar{A}BC + \bar{A}\bar{C} \rightarrow$  stand. SOP form

**\* SAT. 11/10/08 \***

Q. Convert the following boolean eq. into canonical SOP form.

1).  $f(A, B, C) = \bar{A} + \bar{A}\bar{B}C + B\bar{C}$  — std. SOP

$\rightarrow \bar{A}(B+\bar{B})(C+\bar{C}) + \bar{A}\bar{B}C + B\bar{C}(A+\bar{A})$

$= \bar{A}BC + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}$   
 $+ \bar{A}\bar{B}\bar{C}$

$= m_3 + m_2 + m_1 + m_0 + m_5 + m_6$

$= \sum m(0, 1, 2, 3, 5, 6)$

(OR)

$\bar{A}$	<u>A B C</u>	<u>A B C</u>	$\frac{101}{ABC} \rightarrow m_5$
$\rightarrow$	0 - -	$\frac{10}{\bar{A} + \bar{B}} \rightarrow B\bar{C}$	
	↓		
	0 0 0 $\rightarrow m_0$	0 1 0 $\rightarrow m_2$	
	0 0 1 $\rightarrow m_1$	1 1 0 $\rightarrow m_6$	
	0 1 0 $\rightarrow m_2$		
	0 1 1 $\rightarrow m_3$		

$f = \sum m(0, 1, 2, 3, 5, 6) \rightarrow$  cano. SOP

$f = \prod M(4, 7) \rightarrow$  cano. POS.

Q. Convert the following boolean eq. into cano. pos form.

$$f(A, B, C) = \bar{A} \cdot (\bar{B} + \bar{C}) \cdot (\bar{A} + \bar{B} + \bar{C}) \rightarrow \text{std. pos form}$$

$$f = (\bar{A} + B\bar{B} + C\bar{C}) (\bar{B} + \bar{C} + A\bar{A}) \cdot (A + B + \bar{C})$$

$$= (\bar{A} + B\bar{B} + C) (\bar{A} + B\bar{B} + \bar{C}) (\bar{B} + \bar{C} + A) (\bar{B} + \bar{C} + \bar{A})$$

$$(A + B + \bar{C})$$

$$= (\bar{A} + \bar{B} + C) (\bar{A} + \bar{B} + \bar{C}) (\bar{A} + B + \bar{C}) (\bar{A} + \bar{B} + \bar{C})$$

$$(A + \bar{B} + \bar{C}) (\bar{A} + \bar{B} + \bar{C}) (A + B + \bar{C})$$

$$= M_4 \cdot M_6 \cdot M_5 \cdot M_7 \cdot M_3 \cdot M_7 \cdot M_1$$

$$= \prod M(1, 3, 4, 5, 6, 7) \rightarrow \text{cano. POS}$$

$$= \sum m(0, 2) \rightarrow \text{cano. SOP}$$

[OR]

<u>A B C</u>	<u>A B C</u>
1 - -	- 1 1
↓	↓
1 <u>0</u> <u>0</u> $\rightarrow M_4$	<u>0</u> 1 1 $\rightarrow M_3$
1 <u>0</u> <u>1</u> $\rightarrow M_5$	<u>1</u> 1 1 $\rightarrow M_7$
1 <u>1</u> <u>0</u> $\rightarrow M_6$	
1 <u>1</u> <u>1</u> $\rightarrow M_7$	

Q. Convert the following into cano. pos form.

$$f(x, y, z) = \bar{x}y + \bar{x}\bar{z} \rightarrow \text{std. SOP}$$

$$\Rightarrow f = (x+z)(\bar{x}+y)$$

x	y	z	x	y	z
0	0	0	1	0	0

- $m_0$  000      100  $M_4$
- $m_2$  010      101  $M_5$

$$f = \Pi M(0, 2, 4, 5) \rightarrow \text{cano. POS}$$

K-maps :-

2-variable k-map

	B	0	1
A	0	0	1
	1	2	3

- neighbours
- $m_0 \rightarrow m_1, m_2$
  - $m_2 \rightarrow m_0, m_3$

3-var. k-map  
Gray code

	BC	00	01	11	10
A	0	0	1	3	2
	1	4	5	7	6

To make neighbours differ by only one bit

- neighbours
- $m_0 \rightarrow m_1, m_4, m_2$
  - $m_6 \rightarrow m_2, m_7, m_4$

4 var. k-map

	CD	00	01	11	10
AB	00	0	1	3	2
	01	4	5	7	6
	11	12	13	15	14
	10	8	9	11	10

neighbours:

- $m_0 \rightarrow m_1, m_4, m_2, m_8$
- $m_9 \rightarrow m_8, m_{11}, m_{13}, m_1$

- group of 8  $\rightarrow$  octet
- group of 4  $\rightarrow$  quad
- group of 2  $\rightarrow$  pair
- $\rightarrow$  single minterm

In 3-var. k-map: quads: 0145, 1357, 3276, 0246, 0132, 4576 : Total = 6.

Q. Simplify  $f(A, B, C) = \sum m(0, 2, 3, 4, 5, 6)$   
 [That is from cano sop into std sop].

A \ BC	00	01	11	10
0	1		1	1
1	1	1		1

$= \bar{A}B + A\bar{B} + \bar{C}$

In 4-var. k-map:

Total Octets = 8 ; columns 12, 23, 34, 41 ; Rows 12, 23, 34, 41

Q. Simplify  $f(A, B, C, D) = \sum m(0, 2, 3, 5, 6, 10, 4, 11, 12, 13, 15)$

AB \ CD	00	01	11	10
00	1		1	1
01	1	1		1
11	1	1	1	1
10			1	1

$\Rightarrow f = B\bar{C} + \bar{A}\bar{D} + \bar{B}C + ACD$

Simplified k-map eq. is a minimal eq. but not unique.

Q. Simplify  $f(w, x, y, z) = \sum m(0, 1, 2, 4, 5, 8, 9, 10, 12, 14, 15)$

wx \ yz	00	01	11	10
00	1	1		1
01	1	1		
11	1		1	1
10	1	1		1

$f = \bar{y}\bar{z} + \bar{w}\bar{y} + \bar{x}\bar{z} + \bar{x}\bar{y} + wxy$

Q.  $f(A, B, C) = \prod M(0, 1, 2, 4, 5, \bar{6}) \rightarrow$  cano. pos

A \ BC	00	01	11	10
0	0	0	1	0
1	0	0	1	0

Convert it into std pos form

$f = B \cdot (A + C)$

Q.  $f(w, x, y, z) = \prod M(0, 1, 2, 4, 5, 9, 11, 13, 14, 15)$

wx \ yz	00	01	11	10
00	0	0	1	0
01	0	0	1	0
11	0	0	1	0
10	0	0	1	0

$f = (w + y)(\bar{w} + \bar{z})(\bar{w} + \bar{x} + \bar{y})(\bar{x} + w + z)$

Implicant: It indicates the set of all adjacent minterms.

Prime Implicant: It is an implicant which is not a subset of another implicant.

Essential PI: It is a PI which covers minterms exclusively.

Minimal expressions = EPI's + PI's (optional)

eg:  $f(A, B, C) = \sum m(1, 2, 5, 6, 7)$

A \ BC	00	01	11	10
0	0	1	1	1
1	1	1	1	1

All are PI's.

EPI's = ①, ④


Minimal expressions

= ① + ④ + ②

(or) ① + ④ + ③

Q. find EPI's and minimal expressions for the following boolean functions.

$f(A, B, C) = \sum m(0, 1, 2, 5, 6, 7)$



$EPE'f = 0$  (Nil)


Minimal expressions

$= ① + ③ + ⑤$

(or)  $② + ④ + ⑥$

Don't care conditions:-

for non-occurring  $inp's$  the  $o/p$  can be assumed as 0 or 1. and this is called as don't care condition.



valid BCD  $inp's$

0 - 0000

1 - 0001

:

9 - 1001

non-occurring  $inp's$   $o/p$

10 - 1010  $\rightarrow$  x

11 - 1011  $\rightarrow$  x


12 - 1100  $\rightarrow$  x

13 - 1101  $\rightarrow$  x

14 - 1110  $\rightarrow$  x

15 - 1111  $\rightarrow$  x

} don't care's




Don't care's : 0000  $\rightarrow$  x

0001  $\rightarrow$  x

0010  $\rightarrow$  x

Q.  $f(A,B,C,D) = \sum m(0,1,3,6,10,13,15) + d(2,5,8,11)$



$f = \bar{A}\bar{B} + \bar{B}C + ABD$

$+ \bar{A}C\bar{D}$

*two level logic*

Q.  $f_1 = \sum m(0,2,4,7); f_2 = \sum m(1,2,4,6)$

$f = f_1 \cdot f_2 \Rightarrow f = ?$



$f = \sum m(2, 4)$


Similarly  $f_3 = f_1 - f_2 \Rightarrow f_3 = ?$

$f_3 = \sum m(0, 7)$

$f_4 = f_2 - f_1 \Rightarrow f_4 = ?$

$f_4 = \sum m(1, 6)$

Q. Determine the function  $f_3$  in the following logic ckt.



where  $f = \sum m(0, 1, 3, 5)$

$f_1 = \sum m(2, 3, 6, 7)$

$f_2 = \sum m(0, 1, 5)$

$f = \overline{\overline{f_1 f_2} \cdot \overline{f_3}}$

$= f_1 f_2 + f_3$

$\Rightarrow f_3 = f - f_1 \cdot f_2$

But  $f_1 \cdot f_2 = \emptyset$

$\Rightarrow f_3 = f = \sum m(0, 1, 3, 5)$

Q.  $f = f_1 \cdot f_2$  where  $f_1 = \sum m(0, 1, 5) + d(2, 3, 7)$

$f_2 = \sum m(1, 2, 4, 5) + d(0, 7)$

$f = f_1 \cdot f_2 = \sum m(1, 5)$

$+ d(0, 2, 7)$

minterm in one fun.    dont care in another fun.

$1 \cdot d = d$


$0 \cdot d = 0$

$1 + d = 1$

$0 + d = d$



Two level logic :-

SOP form  $\rightarrow y = AB + A\bar{C}$





AND - OR logic  $\equiv$  NAND - NAND





$Z = \bar{B}D + CD + B\bar{C}D$

$Y = A + \bar{B}C + B\bar{C}D$




$X = A + BC + B\bar{D}$

$W = A + BD + BC$

Arithmetic combi. circuits :- (Arithmetic)

Half Adder :-



A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$S = A'B + AB'$


$\Rightarrow A \oplus B$

$C = AB$

1 HA  $\rightarrow$  { 1 EX-OR gate, 1 AND gate }

\* SUNDAY. 12/10/08 \*

Full Adder :-



A	B	C <sub>i</sub>	S	C <sub>i+1</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

for S

A \ B C <sub>i</sub>	00	01	11	10
0	0	1	0	1
1	1	0	1	0

diagonal Adjacency

diagonal Adjacency

$$S = \bar{B}(A \oplus C_i) + B(A \oplus \bar{C}_i)$$

$$= B \oplus A \oplus C_i$$

$$\Rightarrow S = A \oplus B \oplus C_i$$


$$C_{i+1} = \bar{A}BC_i + A\bar{B}C_i + AB\bar{C}_i + ABC_i$$

$$= AB + BC_i + C_iA$$

(or)

$$C_i(A \oplus B) + AB$$

Half Subtractor:-




A	B	D	b
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$D = A \oplus B$$

$$b = \bar{A}B$$

Full Subtractor:-



A	B	b <sub>i</sub>	D	b <sub>i+1</sub>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

D = A ⊕ B ⊕ b<sub>i</sub>

A \ B b <sub>i</sub>	00	01	11	10
0	0	1	1	1
1	0	0	1	0


$$\Rightarrow b_{i+1} = \bar{A}b_i + Bb_i + \bar{A}B$$

for b<sub>i+1</sub>

$$(\bar{A} + A) + \bar{A}B = 1 + \bar{A}B = 1$$



$$(\bar{A} + A) + \bar{A}B = 1 + \bar{A}B = 1$$

Q. Implement a FA by using HA's and logic gates.



FA requires, one OR gate and two HA's.

Q. Convert the following FA into a fs.



Q. Implement the following boolean exp-s using only HA's.


$$D = ABC\bar{C} + \bar{A}c + \bar{B}C$$

$$E = \bar{A}BC + A\bar{B}C$$


Sol:  $D = ABC\bar{C} + (\bar{A} + \bar{B})C$   
 $= ABC\bar{C} + \bar{A}B.C = \bar{A}B \oplus C$

$$E = (\bar{A}B + A\bar{B})C$$


$$= (A \oplus B)C$$



(1) 4-bit parallel Binary Adder :-



Required: 3 FA's + 1 HA



Simple to construct

Drawback:



Speed of operation is less if the size of the adder increases.

$FA \rightarrow \left\{ \begin{array}{l} 32 \text{ ns} \rightarrow \text{sum} \\ 14 \text{ ns} \rightarrow \text{carry} \end{array} \right\}$

When the total time required for the operation?

Ans:  $42 + 32$  for  $S_4$  ; for  $C_5 \Rightarrow 42 + 14 = 56$   
 $= 74 \text{ ns}$ .  
 $\therefore$  To complete addition  
 Total time =  $74 \text{ ns}$ .

(2) Carry Look Ahead Adder :- (Combi. circuit)



$$C_{i+1} = C_i (A \oplus B) + AB$$

(1)  $C_{i+1} = 1$  if  $AB = 1$

→ Carry Generation  $G_i = AB$

(2) when  $C_{i+1} = C_i$  then  $A \oplus B = 1$

→ Carry propagation  $P_i = A \oplus B$

$P = 1$   
 $C_{i+1} = C_i$

Now,

$$C_{i+1} = C_i P_i + G_i$$

$$\Rightarrow C_2 = C_1 P_1 + G_1$$

$$C_3 = C_2 P_2 + G_2$$

$$= [C_1 P_1 + G_1] P_2 + G_2$$

$$= C_1 P_1 P_2 + G_1 P_2 + G_2$$


$$C_4 = C_3 P_3 + G_3$$

$$= C_1 P_1 P_2 P_3 + G_1 P_2 P_3 + G_2 P_3 + G_3$$

Adv: speed is more

Dis Adv: More hardware complexity

(3). Serial Adder:-



Adv: (1) easy to construct


(2) only one FA is used.

Dis-Adv:

speed of operation is less.


4 Bit parallel Binary Adder (74LS83)

LS → Low power Schottky



switching speed is more.


BCD + 0011 = Ex-3 code  
(BCD to Ex-3 converter)



Ex-3 + 2's no 1101

= Ex-3 + (-0011)

= BCD code




1001 + BCD in 2's comp. form

= 1001 + (-BCD)

= 9's comp. of BCD = B

(-x = 2's comp of +x.)






$$\begin{aligned}
 & A + (\text{1's of } B + 1) \\
 &= A + 2\text{'s of } B \\
 &= A + (-B) \\
 &= A - B
 \end{aligned}$$


BCD Adder:-

	$s_2 s_1$	00	01	11	10
$s_4 s_3$	00				
	01				
	11	1	1	1	1
	10			1	1





Invalid BCD =

$$Y = S_4 S_3 + S_4 S_2 + C_5$$



3-bit magnitude Comparator:-



$$A = A_3 A_2 A_1$$

$$B = B_3 B_2 B_1$$

- (a).  $A = B$  if  $A_3 = B_3 \& A_2 = B_2 \& A_1 = B_1$   
 ie  $A = B$  if  $x_3 = 1 \& x_2 = 1 \& x_1 = 1$   
 ie  $A = B$  if  $x_3 x_2 x_1 = 1$

(b).  $A > B$  if  $A_3 > B_3$  (or)  $A_3 = B_3$  and  $A_2 > B_2$




(or)  $A_3 = B_3$  and  $A_2 = B_2$  and  $A_1 > B_1$

$A > B$  if  $A_3 \bar{B}_3 + x_3 A_2 \bar{B}_2 + x_3 x_2 A_1 \bar{B}_1 = 1$ .

(c).  $A < B$  if  $\bar{A}_3 B_3 + x_3 \bar{A}_2 B_2 + x_3 x_2 \bar{A}_1 B_1 = 1$ .


- (1). decoder (2). demultiplexer (3). Encoder (4). Multiplexer

Decoder :-



Q. Implement the following sum of minterm eq by using a decoder and logic gates.

$f(A, B, C) = \sum m(0, 2, 3, 7)$




	A	B	C	f
$m_0$	0	0	0	1
	0	0	1	0
$m_2$	0	1	0	1
$m_3$	0	1	1	1
	1	0	0	0
	1	0	1	0
	1	1	0	0
$m_7$	1	1	1	1

Q. Implement a FA by using decoder and logic gates.


A	B	C <sub>i</sub>	C <sub>i+1</sub>	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$S = \sum m(1, 2, 4, 7)$$

$$C_{i+1} = \sum m(3, 5, 6, 7)$$





Demultiplexer:-



A 2 to 4 decoder [with active low o/p's] can be converted to a 1 to 4 demux by choosing A & B as selection lines and the enable pin as the serial i/p.

\* 29/11/08 \*


ENCODER:



PRIORITY ENCODER: (74 LS 148)


$D_7$  - highest priority

$D_0$  - lowest priority



x - ignored

MULTIPLEXER:




A	B	f
0	0	$d_0$
0	1	$d_1$
1	0	$d_2$
1	1	$d_3$

for 4:1 MUX,

$$f = \bar{A}\bar{B}d_0 + \bar{A}Bd_1 + A\bar{B}d_2 + ABd_3$$


$$= m_0d_0 + m_1d_1 + m_2d_2 + m_3d_3$$



for 2:1 MUX,

$$f = \bar{A}d_0 + Ad_1$$

Q.




$$f(A,B) = \sum m(1,3)$$

decoder.


Q. Implement the following sum of minterms exp. by using multiplexer.

(sum of minterms)

$$f(A, B) = \sum m(1, 3)$$



Q. Implement a FA by using multiplexers:






A	B	C <sub>i</sub>	S	C <sub>i+1</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

FA → MUX  
 (sum of minterms)

$$S = \sum m(1, 2, 4, 7)$$

$$C_{i+1} = \sum m(3, 5, 6, 7)$$





Given that


$$d_0 = d_1 = C$$

$$d_2 = d_3 = \bar{C}$$




$$\begin{aligned}
 f &= \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}\bar{C} + ABC \\
 &= \bar{A}C(\bar{B}+B) + A\bar{C}(\bar{B}+B) \\
 &= A \oplus C
 \end{aligned}$$

Q. Determine the o/p's of the following MUX's?

1). Switching speed is 50 ns.



Let  $E=0$



$$f_1 = \bar{A}0 + A1$$

$$f_1 = \bar{x}_1 \cdot 1 + x_1 \cdot 0 = \bar{x}_1$$


$$f = \bar{A}0 + A1$$

$$= \bar{x}_2 \cdot \bar{x}_1 + x_2 \cdot x_1$$

$$= x_2 \odot x_1$$

Q. How many 4:1 mux's are required to construct a 16:1 MUX.

Ans: 5




Q. Implement sum of minterm exp.  $f(A, B, C)$

$= \sum m(0, 2, 3, 5, 6, 7)$  by using 4:1 MUX.

8:1 MUX

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$d_0 = \bar{C}$   
 $d_1 = 1$   
 $d_2 = C$   
 $d_3 = 1$




[OR]

	AB	00	01	10	11
		$d_0$	$d_1$	$d_2$	$d_3$
0	$\bar{C}$	000	010	100	110
		0	2	4	6
1	C	001	011	101	111
		1	3	5	7

	<u>AB</u>			
	$d_0$	$d_1$	$d_2$	$d_3$
$\bar{C}$	0	2	4	6
C	1	3	5	7
	$\bar{C}$	C	$\bar{C}$	C


Implement above problem by choosing B&C as selection lines.

	<u>BC</u>			
	$d_0$	$d_1$	$d_2$	$d_3$
0 $\bar{A}$	0	1	4	6
1 A	4	5	6	7
	$\bar{A}$	A	1	1



\* Using 4:1 MUX, we can implement all 2 variable functions and some 3 variable functions.   
 ↓ Require some logic gates like NOT GATE.

Q.



If  $z=0$ , MUX is enabled and with  $z=1$ , MUX is disabled

$$S_1 = \bar{y}$$

$$S_0 = z$$



x	y	z	$S_1$	$S_0$	f
0	0	0	1	0	$d_2 = y = 0$
0	1	0	0	0	$d_0 = x = 0$
1	0	0	1	0	$d_2 = y = 0$
1	1	0	0	0	$d_0 = x = 1$

1 → disabled

$f = xy\bar{z}$

ANOTHER WAY :

$$f = \bar{A}\bar{B}d_0 + \bar{A}Bd_1 + A\bar{B}d_2 + ABd_3$$

where  $S_1$   $A = \bar{y}$        $d_0 = d_1 = x$   
 $S_0$   $B = z$        $d_2 = y; d_3 = \bar{y}$

$$\Rightarrow f = \bar{y}\bar{z}x + \bar{y}zx + y\bar{z}y + yz\bar{y}$$


$$= xy\bar{z} + \cancel{xy\bar{z}} + 0 + \cancel{\bar{y}z}$$


$x=1$	$x=1$	$y=0$
$y=1$	$y=1$	$\bar{z}=1$
$z=0$	$\bar{z}=1$	

$$\Rightarrow f = xy\bar{z}$$

ROM [ READ ONLY MEMORY ]

ROM ⇒ DECODER + Programmable OR gates





Size of the ROM indicates the no. of fuses at the beginning.

**PLA** : Programmable AND gates & programmable OR gates.

**PAL** : Programmable AND gates & fixed OR gates.

Decoder }  
 MUX } ← Sum of minterms i.e.  $\Sigma m(\dots)$   
 ROM } (canonical SOP form).

PLA ← Std. SOP form. is sufficient.

Determine the size of the ROM for the following

(i).  $f_1(x, y, z) = \Sigma m(0, 1, 3)$ .


$f_2(x, y, z) = x\bar{y} + \bar{x}\bar{y}\bar{z} + \bar{y}z$

$f_3(x, y, z) = \bar{x}yz$ .

$n = 3$  &  $m = 3$ .

ROM size =  $2^3 \times 3 = 24$ .

(ii). 3 bit binary Multiplier



$111 \times 111$

$7_{10} \times 7_{10} = 49_{10}$


$\Rightarrow 2^m \geq 49$

$\Rightarrow m = 6$ .

$\therefore$  Size =  $2^6 \times 6$

=

SEQUENTIAL CIRCUITS:




Outputs =  $f(\text{present i/p's, past o/p's})$

or

$f(\text{present state})$

1 Bit Memory Element:

(SR LATCH)




SET  
S  
RESET  
R  
Q


0	0	No change in o/p
0	1	0
1	0	1
1	1	Impractical state



S	R	Q
1	0	1
0	0	1

Even i/p's are removed the o/p will be 1 i.e. it stored the o/p.  $\rightarrow$  <sup>1 bit</sup> memory unit



CLOCKED S-R FLIP FLOP:





TRUTH TABLE :

S	R	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	(Ambiguous state)

CHAR. TABLE :


S	R	Q(t)	Q(t+1)
0	0	0	0
	0	1	1
0	1	0	0
	1	1	0
1	0	0	1
	0	1	1
1	1	0	x
	1	1	x

S	RQ	00	01	11	10
0	0	0	1	0	0
1	0	1	1	x	x

$Q(t+1) = S + \bar{R}Q$

CLOCKED D-FLIP FLOP :

D - DELAY



TRUTH TABLE

D	Q(t+1)
0	0
1	1

$S=0$   
 $R=1$   
 $S=1$   
 $R=0$

CHAR. TABLE :


D	Q(t)	Q(t+1)
0	0	0
	1	0
1	0	1
	1	1

$$Q(t+1) = D\bar{Q} + DQ = D$$

CLOCKED JK FLIP FLOP :

$$S = J\bar{Q}$$

$$R = KQ$$




TRUTH TABLE :

J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	Q-bar(t)

CHAR. TABLE:


J	K	Q(t)	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



$Q(t+1) = J\bar{Q} + \bar{K}Q$

CLOCKED T- FLIP FLOP:

T - TOGGLE



TRUTH TABLE :-

T	Q(t+1)
0	Q(t)
1	$\bar{Q}(t)$



$J=K=0 \leftarrow 0$   
 $J=K=1 \leftarrow 1$

CHAR. TABLE :-

T	Q(t)	Q(t+1)
0	0	0
0	1	1
1	0	1
1	1	0

$Q(t+1) = T \oplus Q$

Q. Determine the fun. table of the following logic ckt.




x	y	Q
0	0	Q=1, Q-bar=1
0	1	1
1	0	0
1	1	No change

Q. Obtain char. eq. of x-y flip flop whose truth table as shown below.

x	y	Q(t+1)
0	0	1
0	1	Q(t)
1	0	Q(t)
1	1	0

char. table becomes :-

x	y	Q(t)	Q(t+1)
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0






$$Q(t+1) = \bar{x}\bar{y}Q + \bar{y}Q$$



## TYPES OF TRIGGERING:

(1). LEVEL TRIGGER

(2). EDGE TRIGGERED





Q.



$Q(t) = 0$   
 $Q(t+1) = 1$

Q. Determine the o/p freq. of the following fls -?



J K  
 1 1  $\Rightarrow Q(t+1)$   
 $= \overline{Q(t)}$


$\leftarrow 2T \rightarrow$

$T_0 = 2T$


$f_0 = \frac{1}{T_0}$

$f_0 = \frac{f}{2} = \frac{1 \text{ kHz}}{2} = 500 \text{ Hz}$






NOTE: If the flt is in toggle mode, the o/p freq. is half of the clk freq.



\* SUN. 07/12/08 \*




Asynchronous / direct

inputs:

preset (pr)

clear (cr)

CLK	pr	cr	Q
0	0	1	1
0	1	0	0
∅	1	1	J, K inputs.




RACE AROUND CONDITION:

RAC occurs when  $t_p \gg \Delta t$  and  $J = K = 1$ .


$t_p \Rightarrow$  applied clk pulse width

$\Delta t \Rightarrow$  propagation delay of fls.




TO AVOID RAC:

$t_p \leq \Delta t < T$




RAC occurs only in level triggered f/f but not in edge triggered f/f.

MASTER-SLAVE JK f/f:



SHIFT REGISTER → D-f/f's.




	N-bit shift Register
(1). SIPO	'N' CLK's.
(2). SISO	$N + (N-1) = (2N-1)$ CLK's.
(3). PIPO	NO CLK's.
(4). PISO	$(N-1)$ CP's.


3 bit shift REGISTER

CLK	Serial i/p	$Q_2$	$Q_1$	$Q_0$	MSB	LSB
0	—	0	0	0	0	0
1	1 (LSB)	1	0	0	1	0
2	0	0	1	0	0	1
3	1 (MSB)	1	0	1	1	0
4	x	x	1	0	x	0
5	x	x	x	1	x	1

*parallel o/p.* (pointing to  $Q_2, Q_1, Q_0$  at CLK 3)  
*serial o/p.* (pointing to  $Q_0$  at CLK 4)




Q. what is the value of following shift reg. after 4 CP's.



CLK	Serial i/p ( $Q_0$ )	$Q_4$	$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	—	1	0	1	1	0
1	0	0	1	0	1	1
2	1	1	0	1	0	1
3	1	1	1	0	1	0
4	0	0	1	1	0	1
5	1	1	0	1	1	0


Q. In the following shift reg. how many CP's are required to make shift reg. content to have all one's.



CLK	Serial i/p ( $Q_1 \oplus Q_0$ )	$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	—	0	1	1	0
1	1	1	0	1	1
2	0	0	1	0	1
3	1	1	0	1	0
4	1	1	1	0	1
5	1	1	1	1	0
6	1	1	1	1	1


**APPLICATIONS OF SHIFT REG'S:**

- (1). Serial to parallel & parallel to serial conversion
- (2). Time delays - SISO
- (3). Sequence Generator
- (4). Counter
  - RING
  - JOHNSON.



... 0111011101110111.

RING COUNTER:




CLK	Serial i/p (Q <sub>0</sub> )	Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub>
0	—	1 0 0
1	0	0 1 0
2	0	0 0 1
3	1	1 0 0

N-bit Ring Counter:

⇒ 3:1 COUNTER

- Counting capacity = N:1
- Output frequency =  $f/N$ .

JOHNSON COUNTER: [TWISTED RING COUNTER].



CLK	Serial i/p (Q <sub>0</sub> )	Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub>
0	—	0 0 0
1	1	1 0 0
2	1	1 1 0
3	1	1 1 1
4	0	0 1 1
5	0	0 0 1
6	0	0 0 0

⇒ 6:1 COUNTER.

N-bit Johnson Counter:

- Counting capacity = 2N:1
- Output frequency =  $f/2N$ .

Q. what is the o/p freq. of a 3bit Johnson counter if its clk freq is 18kHz. The initial content of the reg. is 101.

CLK	Serial inp ( $\bar{Q}_0$ )	$Q_2$	$Q_1$	$Q_0$
0	—	1	0	1
1	0	0	1	0
2	1	1	0	1

⇒ 2:1 COUNTER.

$2N = 6$

∴  $f_0 = \frac{f}{2} = 9 \text{ kHz}$ .


$f/2N = f/6$

COUNTERS:

(1). Asynchronous / Rittle. → T' f/2.

(2). Synchronous / parallel.

3-bit Asynchronous / Rittle counter:



CLK	(LSB) $Q_0$	$Q_1$	(MSB) $Q_2$
0	0	0	0
1	1	0	0
2	0	1	0
3	1	1	0
4	0	0	1
5	1	0	1
6	0	1	1
7	1	1	1
8	0	0	0

← UP COUNTER

{ CLK PULSE is given to LSB f/f }

8:1 COUNTER

→ N-bit Asynchronous counter:

→  $2^N : 1$  counter


→ final o/p freq =  $f/2^N$ .

Let  $t_{pd/ff} = 10 \text{ ns}$ .

Then Max. conversion time =  $30 \text{ ns}$ .

⇒  $T \geq 30 \text{ ns}$ .


$$f = \frac{1}{T} \leq \frac{1}{30 \text{ ns}}$$



→  $f_{max} = \frac{1}{30 \text{ ns}}$

$$f_{max} = \frac{1}{N \cdot t_{pd/ff}}$$


no. of fls'g.



CLK	(LSB) $Q_0$	$Q_1$	(MSB) $Q_2$
0	0	0	0
1	1	1	1
2	0	1	1
3	1	0	1
4	0	0	1
5	1	1	0
6	0	1	0
7	1	0	0
8	0	0	0

← DOWN COUNTER.

## 2-Bit Asynchronous UP/Down Counter:



$x = 1, \rightarrow Q_0 \rightarrow \text{CLK} \rightarrow$  UP Counter. (00, 01, 10, 11, 00...)

$x = 0, \rightarrow \bar{Q}_0 \rightarrow \text{CLK} \rightarrow$  DOWN Counter. (00, 11, 10, 01, 00...)

### MODULUS OF A COUNTER:

$\rightarrow$  It is the no. of CP's required to bring the counter to the initial state.


$\rightarrow$  A Mod-N counter counts from 0 to (N-1).

and o/p freq. =  $\frac{f}{N}$

Q. Construct Mod-6 Asy. counter.

### MOD-6 ASY. COUNTER:


$2^N \geq \text{mod} \Rightarrow 2^N \geq 6 \Rightarrow N = 3$  + 1 f'g





UP COUNTER

CLK	LSB Q <sub>0</sub>	Q <sub>1</sub>	MSB Q <sub>2</sub>
0	0	0	0
1	1	0	0
2	0	1	0
3	1	1	0
4	0	0	1
5	1	0	1
6	<del>0</del>	<del>1</del>	<del>1</del>
7			





Q. Construct a Asy. decade counter?

Mod - 10


$2^N \geq 10 \Rightarrow N = 4 \text{ flf's.}$

CLK	LSB Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	MSB Q <sub>3</sub>
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
...				
10	<del>0</del>	<del>1</del>	<del>0</del>	<del>1</del>




Excitation Tables :

J	K	$Q(t+1)$
<del>0</del>	<del>0</del>	$Q(t)$
<del>0</del>	1	0
1	0	1
1	1	$\overline{Q(t)}$



J	K
1	0
1	1
1	x

SR f/f :



S	R
0	1
0	0
0	x

$Q(t)$	$Q(t+1)$	J	K	S	R	T	D
0	0	0	x	0	x	0	0
0	1	1	x	1	0	1	1
1	0	x	1	0	1	1	0
1	1	x	0	x	0	0	1

Q. Obtain excitation table of x-y f/f :-


x	y	$Q(t+1)$
0	0	1
0	1	$\overline{Q(t)}$
1	0	$Q(t)$
1	1	0

$Q(t)$	$Q(t+1)$	X	Y
11 10 — 1X	0	1	X
00 01 — 0X	1	0	X
11 01 — X1	0	X	1
00 10 — X0	1	X	0

Q. Design a mod-6 syn. counter using JK ff's.

mod-6  $\Rightarrow$  0 to 5.

state diagram



state transition table:

present state			Next state			ff inputs		
$Q_2$	$Q_1$	$Q_0$	$Q_2$	$Q_1$	$Q_0$	$J_2, k_2$	$J_1, k_1$	$J_0, k_0$
0	0	0	0	0	1	0 X	0 X	1 X
0	0	1	0	1	0	0 X	1 X	X 1
0	1	0	0	1	1	0 X	X 0	1 X
0	1	1	1	0	0	1 X	X 1	X 1
1	0	0	1	0	1	X 0	0 X	1 X
1	0	1	0	0	0	X 1	0 X	X 1

$J_0 = k_0 = 1.$


$Q_2$	$Q_1 Q_0$	00	01	10	11
0		0	1	x	x
1		0	0	x	x

$J_1 = \bar{Q}_2 Q_0$

and  $k_1 = Q_0, k_2 = Q_0$


$Q_2$	$Q_1 Q_0$	00	01	10	11
0		0	0	1	0
1		x	x	x	x

$J_2 = Q_1 Q_0$



$f_{max} = \frac{1}{t_{pd} / ff}$

unused states




present state			flf i/p's			Next state					
$Q_2$	$Q_1$	$Q_0$	$J_2$	$k_2$	$J_1$	$k_1$	$J_0$	$k_0$	$Q_2$	$Q_1$	$Q_0$
1	1	0	0	0	0	0	1	1	1	1	1
1	1	1	1	1	0	1	1	1	0	0	0

Q. Design a syn. counter using T flip-flops which counts to 0, 3, 5, 6, 0, ...  
 Is it a self starting counter?


state diagram

→ Not a self starting counter.



LOCK OUT  
Unused states:

①, ②, ④, ⑦




(1).            P.S.            N.S.            +1/f i/p's

$Q_2 Q_1 Q_0$              $Q_2 Q_1 Q_0$              $T_2 T_1 T_0$


(2).            P.S.            +1/f i/p's            N.S.

Q. Draw the state diagram of following digital circuit (i.e. 2 bit syn. up/down counter).




(ii). JK - f/f

present  $J, k$  → branches of each state.  
 p.s {  $Q$  → states




(iii). T - f/f

T → present i/p  
 Q → p.s.



T	Q(t+1)
0	Q(t)
1	$\overline{Q(t)}$

CONVERSION OF f/f's:



Q. Convert SR-f/f into T-f/f.

SR f/f → T-f/f  
 exci. table → char. table

T	Q(t)	Q(t+1)	S	R
0	0	0	0	x
0	1	1	x	0
1	0	1	1	0
1	1	0	0	1


T \ Q	0	1
0	0	X
1	1	0

$S = T\bar{Q}$


T \ Q	0	1
0	X	0
1	0	1

$R = TQ$

$\Rightarrow T-f/f$



Q Identify the following f/f.



Q(t+1)	0	1	1	1
D	0	1	1	1
Y	0	1	0	1
X	0	0	1	0
Q	1	0	1	0
P	0	0	1	1


X	Q(t)	D (X ⊕ Q)	Q(t+1)
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

X	Q(t+1)
0	Q(t)
1	Q̄(t)

$\Rightarrow T-f/f$

Q Convert D-f/f into JK-f/f.

Q2. Identify the following f/f.




Q. In which of the following counters lockout doesn't occur.

- (1). Mod - 13 counter (2). Mod - 30 counter  
 (3). Mod - 32 " (4). Mod - 36 "
- $2^4 - 13 = 3$  unused states  
 $2^5 - 32 = 0$  unused states  
 $2^5 - 30 = 2$  unused states  
 $2^6 - 36 = 28$  unused states


\* 30/21/80 NOM \*

MULTI VIBRATORS USING LOGIC GATES:

1. ASTABLE MV:  
 → 2 quasi stable states  
 → Square wave Generator.
2. BISTABLE MV:  
 → 2 stable states  
 → 1-bit memory element
3. MONOSTABLE MV: [one shot]  
 → 1 quasi & 1 stable  
 → pulse generator









(2). flip flop

MONO STABLE :




Q. Identify the following MV's.




→ NO trigger ; ANS : ASTABLE MV.

## DATA CONVERTERS :

- (1) DAC [ Digital to Analog ]
- (2) ADC [ Analog to Digital ]



CLK	count	$V_o$
0	0000	0V
1	0001	1V
2	0010	2V
⋮	⋮	⋮
15	1111	15V
16	0000	



no. of steps = 15

fso (full scale o/p) = 15V

Resolution = step size (V)

It is the smallest possible change at the o/p of DAC for any change in i/p.

'N' bit DAC  $\rightarrow (2^N - 1)$

= no. of steps  $\times$  step size

=  $(2^N - 1) \times$  step size

$$\rightarrow \% \text{ Resolution} = \frac{\text{Step size}}{\text{fso}} \times 100$$

$$= \frac{1}{2^N - 1} \times 100$$

Q The o/p of a 8-bit DAC is 0.15V when the i/p is 00000001.

- Determine (1). % resolution  
 (2). FSO  
 (3). DAC o/p for a digital i/p of 10101010.

Sol: (1).  $\frac{1}{2^8 - 1} \times 100$


(2).  $FSO = (2^N - 1) \times \text{step size}$   
 $= (2^8 - 1) \times 0.15V$

(3).  $10101010_2 \longrightarrow 170_{10}$


$\therefore \text{o/p} = 170 \times 0.15V$

Resolution  $\left\{ \begin{array}{l} \text{Voltage (should be less)} \\ 8 \text{ bit DAC } \quad 0.1V \\ 16 \text{ " } \quad 0.5V \\ 32 \text{ " } \quad 1V \end{array} \right.$


(1). BINARY WEIGHTED DAC:



(1). If  $a_{N-1} = 1; a_{N-2} = \dots = a_1 = a_0 = 0$



(2). If  $a_0 = 1, a_{N-1} = \dots = a_1 = 0$ .



Resolution

$$V_0 = \left( a_{N-1} \cdot 2^{-1} + a_{N-2} \cdot 2^{-2} + \dots + a_2 \cdot 2^{-(N-1)} + a_0 \cdot 2^{-N} \right) V_R$$


Eg: for a 3 bit DAC.

$$V_0 = \left( a_2 \cdot 2^{-1} + a_1 \cdot 2^{-2} + a_0 \cdot 2^{-3} \right) V_R$$


$$\text{Resolution} = \frac{V_R}{2^3}$$

Draw back  $\rightarrow$  for 32 bit DAC  $\rightarrow 2^{31} \times R$  is required .. and so.

R - 2R LADDER DAC:




'1'  $\rightarrow$   $-V_R$  volts  
 '0'  $\rightarrow$  0 volts



$$V_o = \left(-\frac{V_R}{2}\right) (-1)$$

$$= \frac{V_R}{2}$$

Q: Determine  $I_1$  &  $V_o$  in the following circuit.



Given,  
 $V = 10V$   
 $R = 1k\Omega$

$$I = \frac{V}{R} = \frac{10}{1k} = 10mA$$

$$I_1 = \frac{I}{16} = \frac{10mA}{16}$$





$$V_o = -I_2 (2k)$$

$$= -\left[\frac{I}{4} + \frac{I}{16}\right] (2k)$$

ADC'S:

1. counter type
2. Successive approximation type.
3. flash type
4. dual slope.

COUNTER TYPE:-




Max. conversion time =  $(2^N - 1) \cdot T$ ;

$T$  - clock period


$T_s \geq \text{Max. conversion time}$

$T_s = \text{Sampling period}$

SUCCESSIVE APPROXIMATION ADC :





3-bit SAR



Max. conversion time =  $N \cdot T$   
 where  $T = \text{CLK period}$

Q. The final value of a 5-bit SAR is 01011. what are its intermediate values?





$$\text{let } \frac{4V_R}{8} < V_{in} < \frac{5V_R}{8}$$

$$\Rightarrow \text{Digital o/p} = 100$$

$$\text{let } V_R = 8$$

$$4V < V_{in} < 5V$$

$$\Rightarrow 100$$

$$\text{if } \frac{1V_R}{8} < V_{in} < \frac{2V_R}{8}$$


$$\Rightarrow 001$$



Draw back :-

A N-bit flash type ADC requires  $2^N - 1$  comparators.

DUAL SLOPE [ INTEGRATING ADC ] :



polarities of  $V_{in}$ ,  $V_R$  have to be opposite.

$$V_o = -\frac{1}{RC} \int v dt$$


$$\Rightarrow V_o = -\frac{V}{RC} t$$

- (1).  $V_o > 0$ , counter counts
- $V_o \leq 0$ , counter stops.

(2). Control circuitry :

$S \rightarrow V_{in}$  for fixed time  $T_1$

$S \rightarrow V_R$  and counter starts.



→ Max. Conversion time =  $(2^N - 1) T$ .

Conversion time depends on the magnitude of  $i/p$ .

$$T_2 = \frac{|V_{in}| T_1}{|V_R|}$$

Advantages:

1. It is very accurate and used in digital voltmeters.
2. The integrator at the  $i/p$  eliminates the power supply noise.

Draw back:

It is very slow in conversion.

Q. 8-bit ADC,  $i/p$  voltage range is  $-10$  to  $+10$   
Resolution = ?


$$\text{Resolution} = \frac{+10 - (-10)}{2^8}$$

$$= \frac{20}{256}$$

Q. To convert  $V_{in} = 5V$  into digital, a SAR ADC takes 10s and dual slope takes 10ns.  
Then for  $V_{in} = 2.5V$ , what is time required.?

$V_{in} = 2.5V$    
 SAR ADC → 10s  
 Dual ADC → 5s.

Q. what is sampling rate of 8 bit dual slope if its clk freq. is 5 MHz.



$$f = 5 \text{ MHz}$$

$$T = \frac{1}{f} = 0.2 \mu\text{sec}$$



$T_s \gg$  max. conversion time

$$\text{ie } T_s \gg (2^8 - 1) T$$


$$T_s \gg (255 * 0.2 \mu\text{sec})$$

$$T_s = 51 \mu\text{sec}$$

$$\begin{aligned} \text{Sampling rate } f_s &= \frac{1}{T_s} \\ &= \frac{1}{51 \mu} \text{ samples/sec.} \end{aligned}$$



Q. Identify the following logic gate in -ve logic - ?



A	B	Y
0	0	0
0	+5	$4.3V \approx 5V$
+5	0	$4.3V \approx 5V$
+5	+5	$4.3V \approx 5V$


A	B	Y
1	1	1
1	0	0
0	1	0
0	0	0

← AND gate


\* The OR gate in +ve logic is equal to AND gate in -ve logic.

+ve logic	-ve logic
NAND	NOR
NOR	NAND
Ex-OR	Ex-NOR
Ex-NOR	Ex-OR

WIRED-AND LOGIC :-



WIRED-OR LOGIC:



A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

The OR gate in the logic is formed by

AND gates in the logic

two logic

Wired

NOR

EX-NOR


EX-OR

WIRED-OR LOGIC



# MICRO PROCESSORS

## Micro computer.



### 8085 MP :-

(1). 16 Adr. lines  $\rightarrow A_0$  to  $A_{15}$

$$\begin{aligned} \text{Memory capacity} &= 2^{16} \\ &= 2^6 \cdot 2^{10} \\ &= 64 \cdot 1\text{KB} \\ &= 64 \text{ KB.} \end{aligned}$$

$A_8 - A_{15}$   
 $A_0 - A_7$

(2). 8 Data lines  $\rightarrow D_0$  to  $D_7$ .

(3). freq of MP = ~~3.072~~ 3.072 MHz.  
(f).

(4). Clock freq 'f',


$$\text{clock period } T = \frac{1}{f} = 320 \text{ ns.}$$

### 'NMOS' Tech :

Von Neumann Architecture  $\rightarrow$  Data & program stored in the same

Harvard Architecture  $\rightarrow$

Data & program are stored separately



8 Bit Registers : (7)

- B
- C
- D
- E
- H
- L
- ACC

16 Bit Registers : (3)


PSW<sub>16</sub> = program status word  
 = ACC<sub>8</sub> + flag reg<sub>8</sub>

- BC
- DE

HL → Memory pointer


PC:

program counter



It indicates memory location from where MP has to fetch its next instr.

FLAG REGISTER:



S - Sign flag  $\Rightarrow$   $S=1$ , if MSB of ALU result = 1.

Z - Zero flag  $\Rightarrow$   $Z=1$ , if ALU result = 0.


P - Parity flag  $\Rightarrow$   $P=1$ , if ALU result has even parity.

Cy - Carry flag  $\Rightarrow$   $Cy=1$ , if carry occurs during ALU operations.

AC - Auxiliary Carry flag  $\Rightarrow$   $AC=1$ , if carry occurs from  $D_3$  to  $D_4$  bit.


↳ Can't be accessed by the programmer.

→ Used in BCD arithmetic operations.



$S=1, P=0, Z=0, Cy=1, AC=1$ .

Over flow flag  $\rightarrow$  Signed Addition



→ So over flow flag will set in this case.



MEMORY BC'S:



1 kB Memory  
=  $1024 \times 8$

03FF ← 16 bit Address

= 0000 0011 1111 1111

$$\begin{array}{r} 8fff \\ - 03ff \\ \hline 8c00 \end{array}$$

$2^n \geq 1024$




$$\begin{array}{r} 03ff \\ \downarrow \\ 3800 \\ \hline 3bff \end{array}$$

4 kB Memory

4 kB  
=  $2^2 \cdot 2^{10}$   
=  $2^{12}$   
=  $4 \times 1024 \times 8$

$(2^n \geq 4096)$  <sup>12</sup>  
 $n=12$  → A0-A11

= 4096 x 8



$$\begin{array}{r} f = 15 \\ 8 \quad 8 \\ \hline 17 \quad 23 \end{array}$$


$$\begin{array}{r} 0fff \\ \downarrow \\ 3800 \\ \hline 47ff \end{array}$$

Q. for a 32 kB memory the ending location address is "Afff". what is its starting address. ?


Ans: 3000H

$\xrightarrow{\text{EPROM}}$   
 $\boxed{2716} = 2 \text{ KB} \leftarrow \boxed{6116}$   
 $\boxed{2732} = 4 \text{ KB} \leftarrow 6132$   
 $\boxed{2764} = 8 \text{ KB} \leftarrow 6164$   
 $\boxed{27128} = 16 \text{ KB} \leftarrow 61128$

Q. Construct a 4 KB memory using 2716 memory IC's.




Q. Construct a 1 KB memory using  $1024 \times 4$  memory IC's.



Q. The add. lines of 64 memory IC having capacity of  $256 \times 2$  are connected together. What is the size of resulting memory.

64 Memory IC's.  
256 x 2

$$256 \times (64 \times 2) = \underline{\underline{256 \times 128}}$$



Q. How many 256 x 4 memory IC's are required to construct a 32 KB memory.

$$\text{No. of IC's required} = \frac{\text{Required size}}{\text{Given size}}$$

$$128 \left\{ \begin{array}{l} \text{2 columns} \\ \text{rows} \end{array} \right. = \frac{32 \times 1024 \times 8}{256 \times 4} = 256 \text{ IC's.}$$

The diagram shows a grid representing the memory array. It has 2 columns and 128 rows. An arrow points to the grid, indicating the calculation of the number of ICs required based on the grid dimensions and the IC size.

8085  $\mu$ P  $\rightarrow$  40 pins

$A_8 - A_{15} \rightarrow 8$


$A_0 - A_7$  }  $A_0 - A_7 \rightarrow 8$   
 $D_0 - D_7$  }  $\underline{\quad\quad\quad}$   
 16

16  
8  


---


24

\* Ready pin used to interface  $\mu$ P with slow speed peripherals.




when  $\mu p$  is reset,  
all the reg.s get cleared  
including the program counter.






MEMORY INTERFACING:



Q In the following memory interfacing diagram identify addr. ranges of memory IC's.



Chip Select				Internal access											
A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	...	...	...	...	...	...	...	...	...	A <sub>0</sub>	
1	1	0	0	0	0	...	...	...	...	...	...	...	...	0	= C000 <sub>H</sub>
1	1	0	0	1	1	...	...	...	...	...	...	...	...	1	= CFFF <sub>H</sub>



Q.



8/10 INTERFACING:

1. Memory mapped 8/10 → 8/10 devices are considered as memory etc.
2. 8/10 mapped 8/10. ↘ 8/10 & Memory are considered separately.


1). NO. of addr. lines	16	16	16	8/16
2). Control signals	$\overline{MEMR}$ $\overline{MEMW}$	$\overline{MEHR}$ $\overline{MEHW}$	$\overline{MEMR}$ $\overline{MEMW}$	$\overline{BOR}$ $\overline{BOW}$
3). NO. of peripherals	60 KB $\rightarrow$ 4KB 50 KB $\rightarrow$ 14KB 64 KB $\rightarrow$ Nil			$2^8$ $= 256$ 8to devices

Control signals :

$\overline{MEMR}$        $\overline{BOR}$   
 $\overline{MEMW}$        $\overline{BOW}$

Q. A peripheral is interface to the  $\mu P$  as shown below. Determine —

- (1). Mode of interfacing
- (2). Addr.s of internal reg.s.



Ans: (1).  $\overline{BOR}$  mapped  $\overline{BOR}$  mode.

(2). peripheral has 8 reg.s., peripheral is 8to device b'coz


	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	
$R_1$	1	1	1	1	0	0	0	0	= f0 <u><math>\overline{BOR}</math></u>
$R_2$									
$R_3$									
$R_4$									
$R_5$									
$R_6$									
$R_7$									
$R_8$	1	1	1	1	0	1	1	1	= f7

**INSTRUCTION CYCLE :**

Time required to execute an instr.

Range : 1 machine cycle to 5 m/c.


**MACHINE CYCLE :** 

 Time required to complete one operation of accessing memory, accessing I/O devices & sending an acknowledgement.

Range : 3 T states to 6 T.


**T - STATE :**

It is sub task performed in one clock period




**TYPES OF MACHINE CYCLES :**

1. Opcode fetch m/c - (F) → 4T
2. Memory Read m/c - (R) → 3T
3. Memory write m/c - (W) → 3T
4. I/O Read m/c - (I) → 3T
5. I/O write m/c - (O) → 3T
6. Hold ACK m/c
7. Interrupt ACK m/c




Opcode fetch m/c → 4T = 3T + 1T  
 ↓ decoding  
 ↑ fetching

(1). MOV C, A → (2). opcode = 01001111<sub>2</sub> = 4f<sub>H</sub>






1 - Byte Instruction:  $\rightarrow$  MOV C, A




2 - Byte Instruction:

$\rightarrow$  ~~MOV~~ MVB C, 32  
let xx



3 - Byte Instruction:

$\rightarrow$  LDA 7250  
xy



XTHL  $\rightarrow$  1B

ANI f2  $\rightarrow$  2B

LDA XB  $\rightarrow$  1B

LXI H, 1122  $\rightarrow$  3B

STACK:

SP: Stack pointer

LIFO:


Last in first out

(1). PUSH. RP

↑ reg. pair

decrement sp + push higher reg.

decrement sp + push lower reg.




Eg  
PUSH B  
PUSH D  
PUSH H


Eg: Let SP = ffff

HL = 2550

1). PUSH H  
SP ffff




2). PUSH H SP  
ffffb




POP SP :

Get 1 Byte into lower reg + increment sp  
Get 1 Byte into higher reg + increment sp



Q what are the contents of Acc & flag reg. after executing following instructions.

- (i). SP = ffff
- (ii). Push H
- (iii). POP PSW
- (iv). HL = 2100




The above program is used to clear the flag register.

1) push H  
 2) push B  
 POP H  
 POP B } X

2) push H  
 push B  
 POP B  
 POP H } ✓

INSTRUCTIONS:

1. Data Transfer
2. Arithmetic } flags Affected.
3. Logical } flags Affected.
4. Branching
5. Machine related, I/O
6. Additional



Memory	
data	Addr.
11	8250
22	8251
33	8252
44	8253

(BC) = (8250)  
 = 11  
 (HL) = (8252)  
 = 33.  
 M = (HL) = 33.

HL = 8252  
 M = (HL)  
 = (8252) = 22.

ARITHMETIC INTRNS:

mic → get the instr + operation

⊗ 1 + 0  
 1 + 1  
~~ADL 47~~ 2 + 0

Instruction	Operation	Bytes/M/c/r	Types of M/c	Flags affected
1). ADD R <small>(B, D, E, HL, A)</small>	$A + R \rightarrow A$	1/1/4	f	ALL
ADD M	$A + (HL) \rightarrow A$	1/2/7	f, R	ALL
ADD 8bit data	$A + (8bit\ data) \rightarrow A$	2/2/7	f, R	ALL
2). SUB R				
SUB H				
SUB 8bit data				
3). ADC R	$Cy + A + R \rightarrow A$	1/1/4		
ADC M	$Cy + A + (HL) \rightarrow A$	1/2/7		
ADC 8bit data	$Cy + (8bit\ data) \rightarrow A$	2/2/7		
4). SBB R				
SBB M	$A - (HL) - Cy \rightarrow A$	1/2/7		
SBB 8bit data				

ALL  
except 'cy' flag

f  
f

1/1/4  
1/1/4

R+1 → R  
R-1 → R

5). INR R  
DCR R

ALL  
except 'cy' flag

f, R, w  
f, R, w

1/2/10  
1/2/10

(HL)+1 → (HL)  
(HL)-1 → (HL)

INR M  
DCR M

S = opcode fetch m/c (GT)  
B = Bus idle m/c (3T) No FLAGS

1/1/6  
1/1/6

SP+1 → SP  
SP-1 → SP

INX SP  
DCX SP

BC = 8250,  
INR B      BC = 8251.  
B = 83

only 'cy' flag.

f, B, B

1/3/10

HL+SP → HL

6). DAD SP

LOGICAL INSTRUCTIONS:

A VR → A  
A V (HL) → A  
A V 8bit data → A

1). ORA R  
ORA M  
ORI 8bit data


ALL  
but cy = 0.

2). ANA R  
 ANA H  
 ANB  
 $OR = K$   
 $AND = \oplus$   
 $XRA = \oplus$


$A + A (HL) \rightarrow A$

$A \oplus R \rightarrow A$

3). XRA R  
 XRA H



4). RAL (with cy)  
 ACC =



RAL (without cy)

Affects only cy.



5). RAR (with cy)  
 ACC =



RRC  
(without cy)

6). CMP R

A - R

1 / 1 / 4

cy = 0, Z = 0  
cy = 1, Z = 0  
cy = 0, Z = 1  
S, P, AC affected.

f {  
A > R  
A < R  
A = R

CMP M

A - (HL)

1 / 2 / 7

f, R { - do -  
exp. R → (HL)

CPI 8 bit data

A - (8 bit data)

2 / 2 / 7

f, R { - do -

7). CMA

$\bar{A} \rightarrow A$

No flags

CHC

cy → cy

only 'cy'

STC

cy = 1

only 'cy'

A = f2  
Masking  
ANI CF

A = 3

A → 1111 0010  
0000 1111

02

0000 0010

DATA TRANSFER INSTR.S:

1). MOV  $R_d, R_s$   $R_s \rightarrow R_d$

MOV  $R, M$   $(HL) \rightarrow R$

MOV  $M, R$   $R \rightarrow (HL)$

MVI ~~MOV~~  $R, 8\text{bit data}$   $8\text{bit data} \rightarrow R$

MVI  $M, 8\text{bit data}$   $8\text{bit data} \rightarrow (HL)$

2). LXI  $sp, 16\text{bit data}$   $16\text{bit data} \rightarrow sp$

(Load Immediate)

3). LDA  $16\text{bit address}$   $(16\text{bit addr.}) \rightarrow A$

(Load Accumulator)

4). STA  $16\text{bit address}$   $A \rightarrow (16\text{bit addr.})$

(Store Accumulator)

5). LDAX  $sp$

STAX  $sp$

$fR, \omega$   
 $\uparrow$  2-1  
 2/3/10

$fR, \omega$   
 $\uparrow$  3-0  
 3/3/10

fRR R

fRR  $\omega$

fR

f $\omega$

1/2/7

1/2/7



LHLD 16 bit addr. (16 bit addr.) → L  
 (16 bit addr + 1) → H  
 ie (8252) → L  
 (8253) → H

31 5 | 16  
 ↓  
 3+2  
 -frr RR

LHLD 8252  
 L → (16 bit addr.)  
 H → (16 bit addr. + 1)

SHLD 16 bit addr. (HL) = 8090

31 5 | 16  
 frr RR

SHLD 8254  
 (HL) = 8090

44	8253
90	8254
80	8255

